



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/701,534	11/06/2003	James William Kretchmer	134765	8161

41838 7590 01/22/2007  
GENERAL ELECTRIC COMPANY (PCPI)  
C/O FLETCHER YODER  
P. O. BOX 692289  
HOUSTON, TX 77269-2289

EXAMINER
----------

LEE, HSIEN MING

ART UNIT	PAPER NUMBER
----------	--------------

2823

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	01/22/2007	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

**Office Action Summary**

Application No.

10/701,534

Applicant(s)

KRETCHMER ET AL.

Examiner

Hsien-ming Lee

Art Unit

2823

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 03 November 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1, 4-17 and 20-27 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1, 6-10, 12, 13, 15-17, 21-24 and 27 is/are rejected.
- 7) ☒ Claim(s) 4, 5, 11, 14, 20, 25 and 26 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

HSIEN-MING LEE  
PRIMARY EXAMINER

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_.

- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_.

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 6, 7 and 10 are rejected under 35 U.S.C. 102(b) as being anticipated by Wensley et al. (US 2004/0175897).

In re claims 1, 10, Wensley et al. teach a method for optical and electrical isolation between adjacent integrated devices, the method comprising:

- forming at least one trench (Fig.3) through an exposed surface of a silicon carbide semiconductor wafer 106 (paragraph [0021], lines 6-8) by removing a portion of the semiconductor wafer material 106;
- forming an electrically insulating layer 114 (i.e. a nitride) on the sidewalls and the bottom of the at least one trench (Fig.4);
- filling the at least one trench by conformally depositing an optically isolating material 119 (i.e. a polysilicon, which is an optically isolating material, paragraph [0033], line 4) (Fig.5); and
- planarizing the semiconductor wafer surface by removing the portion of the optically isolating material 119 above the exposed surface of the semiconductor wafer 106 (Fig.5).

Art Unit: 2823

In re claim 6, Wensley et al. teach forming an electrically insulating layer 114 comprising depositing a silicon nitride (paragraph [0030]) on the sidewalls and the bottom of the at least one trench 1.

In re claim 7, Wensley teach that the optically isolating material 119 (i.e. polysilicon) comprises an opaque material capable of being deposited conformally.

***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 8, 9, 12, 17, 21-24 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wensley et al. in view of Guo (US 6,894,357).

In re claims 8, 9, 21, 23 and 24, Wensley et al. is silent as to the optically isolating material 119 (i.e. polysilicon) being deposited using low pressure chemical vapor deposition (LPCVD) at a temperature below 500 °C.

However, using LPCVD for forming polysilicon has been widely used in the art, as evidenced by Guo (col. 6, lines 10-13 and 25-26), wherein the polysilicon was deposited between 500 and 700 degrees C, which allows slightly below 500 degrees C.

Therefore, it would have been obvious to one of the ordinary skill in the art, at the time the invention was made, to utilize LPCVD as taught by Guo to form polysilicon of Wensley et al, since LPCVD is a good candidate for the foregoing purpose.

In re claims 12 and 17, Wensley et al. teach a microelectronic device, comprising: one trench in a SiC substrate 106 and the inside of the trench is coated with an electrically insulating material 114 and filled with an optically isolating material 119 that is conformally deposited and planarized by removing a portion of the optically isolating material above an exposed surface of the substrate 106.

Wensley et al. also suggest that the trench is for isolating many other components of memory cells (paragraph [0020]).

Therefore, one of the ordinary skill in the art would have been motivated to apply the teachings of Wensley et al. to a situation where two integrated devices are located in a silicon carbide substrate and are physically isolated by the trench, since it is the function of the trench, as suggested by Wensley et al.

In re claim 22, Wensley et al. teach that the electrically insulating layer 114 comprising a silicon nitride (paragraph [0030]).

In re claim 27, one of the ordinary skill in the art would have readily comprehend that Wensley et al. teach that the at least integrated devices comprises MOSFET because memory devices are known to be composed of MOSFET.

5. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Wensley et al. in view of Ring (US 2002/0066960).

Wensley et al. is silent as to using ICP for etching the silicon carbide (i.e. SiC) wafer. However, using ICP for etching silicon carbide wafer to form the trench has been widely used in the art, as evidenced by Ring, wherein Ring teaches using ICP for etching SiC substrate 20 (paragraph [0019], [0038] and [0071]).

Therefore, it would have been obvious to one of the ordinary skill in the art, at the time the invention was made, to use ICP, as taught by Ring, in selectively etching the semiconductor wafer of Wensley et al., since ICP is a good means for forming a trench in SiC substrate.

6. Claims 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wensley et al. in view of Witek et al. (US 6,146,970).

In re claim 16, Wensley et al. is silent as to using CMP for planarizing the portion of the optically isolating material above the exposed surface of the semiconductor wafer.

However, using CMP for planarizing has been widely used in the art, as taught by Witek et al. (col. 7, lines 33-34 and col. 8, lines 30-32).

Therefore, it would have been obvious to one of the ordinary skill in the art, at the time the invention was made, to use CMP, as taught by Witek et al., in planarizing the optically isolating material of Wensley et al., since CMP is an effective means for planarization.

In re claim 15, the combination of Wenskey et al. and Witek et al. teach subjecting the portion of the optically isolating material above the exposed surface of the semiconductor wafer to an etching process because CMP is an etching process.

#### ***Allowable Subject Matter***

7. Claims 4, 5, 11, 14, 20 and 25-26 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

8. The following is a statement of reasons for the indication of allowable subject matter:

In re claim 4, 5, 11 and 20, none of the prior art of record, either alone or combination, teaches or suggests that the electrically insulating layer comprises a silicon dioxide layer.

Art Unit: 2823

In re claim 14, none of the prior art of record, either alone or combination, teaches or suggests oxidizing the portion of the optically isolating material above the exposed surface of the semiconductor wafer and removing the oxidized portion of the optically isolating material.

In re claims 25-26, none of the prior art of record, either alone or combination, teaches or suggests that the at least integrated devices comprises photodiodes (claim 25), photoemitters (claim 26).

***Response to Arguments***

9. Applicant's arguments filed 11/3/2006 have been considered but are moot in view of the new ground(s) of rejection.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hsien-ming Lee whose telephone number is 571-272-1863. The examiner can normally be reached on Monday, Tuesday and Thursday (7:30 ~ 6:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on 571-272-1907. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

Art Unit: 2823

like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Hsien-ming Lee  
Primary Examiner  
Art Unit 2823

Jan. 16, 2007

HSIEN-MING LEE  
PRIMARY EXAMINER

1/16/07